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ABSTRACT 
 This creative component presents an innovative CMOS Bandgap Reference Generator 
topology targeting sub-ppm temperature coefficient over a wide temperature range. The 
proposed circuit consists of extracting VGO from the temperature characteristics of VBE. VGO is 
the bandgap voltage of the silicon that is extrapolated at 0K and is temperature independent over 
a wide range of temperature (-40℃ to 125℃). Analytical constraints are carefully investigated 
which lead to the output voltage that is proportional to VGO when certain mismatches and opamp 
offsets are accurately trimmed using two temperatures trimming. The modified circuit, less 
number of operational amplifiers and resistors which make the circuit less complex, reduces area 
and power requirements. Transistor level simulations are implemented in GlobalFoundries 
130nm process and achieve temperature coefficient about 3.5ppm/℃ across the industrial 
temperature range (-40 ℃ to 80 ℃).  
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CHAPTER 1.    INTRODUCTION  
1.1 Bandgap References 
 A bandgap voltage reference is a temperature independent voltage reference circuit 
which is widely used in integrated circuits. It produces a constant voltage regardless of power 
supply variations, temperature changes and circuit loading. 
 Voltage references are required in most analog and mixed-signal circuits as part of 
internal biases or the target of operations. The increasing demand for modern high-performance 
circuits, such as voltage regulators and high-resolution data converters, poses a need for high 
precision, low temperature coefficient (TC) voltage references.  
 The bandgap reference, VGO as the dominant component at the outputs, extrapolated at 
zero Kevin is found to have a temperature independent behavior over a wide range of 
temperatures [1]. The standard solution has been to design circuits which can perform a linear 
combination of the base-emitter voltage VBE which has a negative temperature coefficient and a 
proportional-to-absolute-temperature (PTAT) voltage. Unfortunately, the VBE has a T*ln(T) 
dependence and this results in an around 10 ppm/℃ temperature drift at the output voltage over a 
150 ℃ range [2]. However, often trimming at two or more temperatures is required and most 
measured results are still in the single-digit ppm/℃ range.  
1.2 Architectures of bandgap reference circuits  
 Since the mid-1970s, bandgap references circuits have been widely used in analog 
design. Start-up circuits are required for these references but do not affect the basic voltage-
temperature characteristics under normal operation. A variety of circuits are designed, the 
implementation varies from one circuit to others, but the underlying concept remains the same. 
Figure 1 shows four different basic architectures of bandgap reference circuits which are the 
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Brokaw bandgap reference circuit, Widlar bandgap circuit, Kuijk bandgap reference circuit and 
Banba bandgap circuit. 
 
(1.1) 
 
(1.2) 
3 
 
 
(1.3) 
 
(1.4) 
Figure 1. Architectures of bandgap reference circuits (1.1) Brokaw [3] (1.2) Widlar [4] 
(1.3) Banba [5] (1.4) Kuijk [6] 
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CHAPTER 2.    VGO Extraction and VBE Temperature Characteristics 
2.1 Analytical Expression of VBE 
 The collector current of an NPN transistor in the forward active region or I-V relationship 
for a diode-connected BJT [8] can be expressed as 
                           (1) 
 
 where T is the absolute temperature, IC the collector current, IS the saturation current, VBE 
the base-emitter voltage, q the electron charge, k the Boltzmann constant, VG(T) is the bandgap 
voltage at temperature T, where b is a temperature-independent constant that includes emitter area Ae, 
η is a process-dependent constant. 
 
 
 
 
 
exp ln CBEC S BE
S
IqV kTI I V
kT q I
     
( )when ( ) exp GS
qV TI T bT
kT
     
( )At T ( ) ln
( )
C
BE
S
I TkTV T
q I T

( ) ( )( ) ( ) ln ln
( ) ( )
( ) ( )( ) ( ) ln
( ) ( )
C C r
BE BE r
r S S r
C S r
BE BE r
r S C r
I T I TT kTV T V T
T q I T I T
I T I TT kTV T V T
T q I T I T
 
   
 
 
   
 
( )At T  ( ) ln
( )
C rr
r BE r
S r
I TkTV T
q I T

5 
 
 
Figure 2: Bandgap voltage versus absolute temperature and its first-degree approximation [8] 
 Bandgap voltage, VG(T) is assumed to have a linear temperature dependence,  
VG(T) = VGOr + εr (T) 
VG (Tr) = VGOr + εr (Tr) 
Ic (𝑇) = Is (T) e q (VBE(T)−VG(T))/kT  
Ic (Tr) = Is (Tr) e q (VBE (Tr)−VG (Tr)) /kTr  
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 If the collector current is proportional to some power (δ) of temperature, the above 
expression can be modified and rearranged as shown below. In [8] [10] proposed an analytical 
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expression to predict the temperature characteristics of a BJT. Derived from the collector current 
equation, the VBE can be expressed as:
  ( )( ) ( ) ln ln
( )
C
BE GOr BE r GOr
r r C r
I TT kT T kTV T V V T V
T q T q I T
          
   
.                                  (2) 
where η is a process related constant and if the collector current is proportional to Tδ,  
Ic (T) α 𝑇 δ  
Ic (Tr) α Tr δ 
(2) can be simplified as 
   ( ) ( ) lnBE GOr BE r GOr
r r
T kT TV T V V T V
T q T
         
 
.                                                (3) 
2.2 VGO Extraction 
The PNP substrate BJT is available in most modern CMOS processes and will be used in 
the following analysis with the assumption that collector current is equal to emitter current. This 
assumption will not affect the correctness of the following analysis as long as current gain β is 
constant versus temperature [7] and part of the theory of this method has been introduced in [9]. 
The VGO extraction method requires three diode-connected BJTs Q1, Q2 and Q3 with 
area ratio equal to n:1:1 as shown in Figure 3. Q1 and Q2 should have the same or ratio current. 
Assuming that I1=I2 and an opamp holds the voltages V1 and V2 equal, the VBE difference 
between Q1 and Q2 can be calculated based on (2), which is a PTAT voltage named VPTAT .  
2,1 (  ln ) ln( )PTAT BE T
kTV V V n n
q
                                                                                     (4) 
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where VT is the thermal voltage and n is the emitter area ratio. Then VBE of Q2 equals: 
   2 ( ) ( ) 1 lnBE GOr BE r GOr
r r
T kT TV T V V T V
T q T
        
 
                                           (5) 
The PTAT term in VBE2 can be cancelled using the PTAT current across another resistor 
with low TC. To compensate the T*ln(T) term, Q3’s current should have the following property: 
2 3/ *a TI I
                                                                                                                 (6) 
where a is a temperature independent parameter and α ≠ 0. VBE difference between Q2 and 
Q3 is a superposition of a PTAT term and a Tln(T) term is named VNL: 
 3,2 3 2( ) ( ) ln( )NL BE BE r BE r
r r
T kT TV V V T V T
T q T
                                              (7) 
 
gnd
nA A
Q1 Q2
V1 V2
vdd
I1 I2
A
Q3
V3
I3
R1
 
Figure 3. Illustration of using three BJT connected as diodes to extract the VGO. 
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VPTAT and VNL can be combined linearly with VBE in either voltage domain or current 
domain to extract the VGO as shown in Fig. 2. To extract VGO, we will have 
1 2 2 3GO BE PTAT NLV AV A V A V                                                                                      (8) 
 
Solving (8), the weighted gains can be calculated as follows: 
1 1A  ,
 
2 3 2 2
1
*[ ( ) ( )] [ ( ) ]
ln( ) BE r BE r BE r GOrr
qA V T V T V T V
kT n


 
    
 
,
 
3
1
A



  .              (9) 
In this approach, the voltage reference’s performance is determined (6) by I3 accuracy. Some 
architectures [12] utilized a first-order temperature independent current (VBG/R) or a CTAT 
current (VBE/R) as I3, which are not accurate enough to achieve sub-ppm TC. Bootstrapping 
concept is introduced here to generate a temperature independent current. 
 
 
 
Figure 4. Weighted summation to extract the VGO 
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CHAPTER 3.    Bandgap Structure 
3.1 Kuijk circuit 
The Kuijk bandgap reference circuit is repeated in Figure 5. The circuit was first discussed in 
1973 [2]. Kuijk used diode-connected transistors to sense the variation of the temperature. One 
method based on Kuijk structure [6] is given here to illustrate how VGO can be extracted. 
 
Figure 5. Kuijk bandgap reference circuit 
 Its analysis is very similar to that of the other two as well. For convenience, it will be 
assumed that R1=R2 [12]. If follows from a basic circuit analysis that the following five 
equations are independent with the five unknowns {ID1, ID2, VD1, VD2, VREF}.  
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After simplifying the above equations, 
  
3.2 One implementation of Kuijk circuit 
 An implementation of Kuijk structure is shown in Figure 6 [7], a differential opamp OP4 
is used to subtract VBE2, VBE3 and add the VNL to the original Kuijk’s output VO to generate 
reference voltage VREF. VREF is then regulated over a 0 TC resistor R5 to generate the temperature 
independent current which is mirrored to Q3. Buffers are inserted between V2’ and V2, V3’ and 
V3 to guarantee Q3’s current, I3 equals to M*VREF/R5, which is necessary to make (6) valid.  
 In this structure, the new output VREF is used to generate the constant current I3 and produce 
VBE3, VNL which is further feedback into VREF. The bootstrapping concept here makes this VGO 
extraction method qualitatively superior to the existing voltage reference generators because they 
only attempt to cancel the first-order or high-order temperature dependence of VBE. 
R1
R2B
VA
VB
R2A
gnd
  
Q1 Q2
A
 
Q3
nA A
vdd
VREF
V1 V2 V3
V2
V2'
V3'
V3
V2'
V3'
OP1
OP2
OP3
OP4R3C
R4C
R4B
R3B
OP5
R5
1:MVO
Figure 6. VGO extraction based on Kuijk structure [7]. 
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Careful sizing and layout techniques, i.e., common centroid, should be used for the 
resistors. Assuming resistors R3B, R3C and R4B, R4C is equal. The voltage reference’s output 
equals to, 
2 4
2 2 1 2 3
1 3
( ) ( )REF BE BE BE BE BE
R RV V V V V V
R R
                                                                  (10) 
Can be compared to (9) with α=1, the resistor ratios can be calculated to make VREF=VGO: 
  2 3 2 2
1
* 1 *[ ( ) ( )] [ ( ) ]
ln( ) BE r BE r BE r GOrr
R q V T V T V T V
R kT n
     ,  4
3
1R
R
            (11) 
R5 and M can be selected so that VBE3(Tr)=VBE2(Tr) which can further simplify the 
equations and make the trimming solution simple. 
3.3 Error reduction techniques 
Error sources that can degrade the performance of voltage references which include process 
variations of VBE, the mismatch between diodes, opamp offsets, temperature dependence. Which 
can be seen in (3), process variations of VBE or mismatch between diodes result in PTAT errors. 
The spread of VBE can be corrected by a single room temperature trim, which simultaneously 
corrects PTAT error due to resistor mismatch. The curvature of VBE can be corrected by 
utilizing the difference of VBE2 and VBE3 between two BJTs [2]. 
Other error sources, temperature dependent on base resistance rb, β, and offsets are typically 
not just PTAT errors. Substrate PNP has very limited β (<10) compared to NPN and its base 
resistance can be large if the layout is not optimized. Considering these effects, (4) becomes 
1 1 2 2
2,1
1 2
ln( ) b bBE T
I r I rV V n
 
                                                                                               (12) 
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which is not a pure PTAT voltage anymore. All these small error sources will appear at voltage 
reference output following a transfer function. The total small error e(T) at VREF can be expended 
into constant, T and Tln(T) bases where ε is the residue [7]. 
1 2( ) ( ) ( ) ( ) ln( ) ( )r r r r
r
Te T e T b T T b T T T T
T
                                                           (13) 
Two temperature trimming is implemented here [11]. First, at room temperature (Tr), R5 is 
tuned to make VBE3(Tr) = VBE2(Tr) that 𝑉ே௅ = −𝛼
௞்
௤
ln ( ்
ೝ்
) and is 0 V at Tr. Still at room 
temperature, R2B, R2C is swept across until VREF=VGO. After R2B and R2C are trimmed, the 
thermal environment is changed to a hot temperature, i.e., 80 ℃. Remaining resistors are swept 
and corresponding VREF values are measured at this hot temperature. Similarly, the right 
trimming codes are chosen when VREF voltage equal to VGO. In this trimming method, only room 
temperature and one hot temperature are needed which saves the costs of maintaining thermally 
regulated testing environments compared to methods requiring cold temperature. Measurement 
and trimming time may still be long, but that is the price for pursuing sub-ppm performance. 
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CHAPTER 4.    Modified Kuijk Structure 
4.1 Objective 
The purpose of the modified kuijk circuit is to make a simple circuit while decreasing 
number of operational amplifiers and resistors in the given circuit. The modified circuit reduces 
the complexity, decrease area. In this process, new circuit replaces 2 buffers opamps (OP2, 
OP3), summing opamp (OP4) and decrease number of resistors. The new circuit consists of two 
single stage amplifiers which work as buffers and summing circuit. Widlar circuit is designed for 
voltage biasing. 
4.2 Design 
The circuit is designed to add the nonlinear voltage VNL to Kuijk output VO to get a 
constant voltage VREF. VNL is to calculate the difference between VBE2 and VBE3. The circuit is 
designed in a way so that it follows the below equations in the industrial temperature range of -
40˚C to 80˚C. 
I2 = 
୍୲ୟ୧୪
ଶ
 + Is 
I3 = 
୍୲ୟ୧୪
ଶ
− Is 
Δ Vref =  Δ Iref *Rref 
Vref = Vo + Δ Vref  
Vref = Vo + VNL (
ଵ
ୖୱ∗୥୫
) 
Vref = Vo + VNL (
ஒୖ୵
ୖୱ
) 
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Figure 7. Modified VGO extraction based on Kuijk structure 
The modified circuit is built with nfet33 as inputs and the current mirror is formed my 
pfet33 transistors. In this design total, 15 transistors are used and sized according to stay in 
saturation and act as a buffer and summing circuit. And the voltage biasing for the circuit is done 
by the widlar circuit. Where the current mirror transistors have a good range of selection for the 
W/L ratio. While the W/L ratio range is limited for the nfet33 transistors because of its low gate 
voltages.  
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Flow chart describes the steps followed while designing the circuit 
 
Trim the resistors
Trim R1 to decrease the slope of Vo Simultaneously, trim the Rs to achieve low TC
Adjust the ratios of Vo input transistors to get a better output Vref shape
Adjust the ratio so the transistors remain in 
saturation
Change the tail transistor size so that the 
overdrive voltage is not too low, monitoring the 
Vtail
Adjust the ratios of input transistors(Vbe)to make sure they are saturation 
Accordingly change the tail transistor size so that 
the overdrive voltage is not too low
Trim the resistor R5 to make the currents in BJTs 
equal
Calculate the sizes of widlar circuit as per the required biasing voltage
Change the ratios of main widlar biasing voltage 
to fix Vtail
Change the ratios of widlar biasing voltage to fix 
Vtest and choose Rw
Calculate the W/L ratios of the input transistors by input voltages
Select W/L ratios of current mirror transistors Select W/L ratios of tail transistors
Calculate the resistor ratio (R2/R1) 
Fix R2 Trim R1 till the slope of Vo is minimum 
16 
 
CHAPTER 5.    Results 
5.1 Simulation of Kuijk circuit 
 The proposed VGO extraction method is verified in a 130nm CMOS process. VG(T) in this 
process can be decomposed to a constant term VGO, a PTAT term, a Tln(T) term and residue 
errors. The residue errors (~100 uV) will limit the temperature drift to about 0.5 ppm/℃. The 
W/L ratio of the unit resistor is taken so that their positive body TC and negative body TC can be 
cancelled. The final TC of a unit resistor is 0.5 ppm/℃. To save the efforts of implementing 
chopping or auto-zeroing in opamps, spice models of ADA4528 is used in the simulation of 
Kuijk circuit [7]. 
 
Figure 8. Schematic of the Kuijk circuit    
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The output of Kuijk circuit Vo and the constant voltage Vref were plotted in the below graph, 
Vref is nearly constant at 1.119V. The temperature coefficient is calculated as 0.3 ppm/℃, the 
difference between the base emitter voltages as -37𝜇V. 
 
Figure 9. Output of Kuijk circuit 
5.2 Simulation of modified Kuijk circuit  
 As mentioned earlier, the new Kuijk circuit replaces the OP2, OP3, OP4 and the resistors 
R3B, R3C, R4B and R4C. The resistor ratios are taken in such a way that it follows (14). The 
spice models of ADA4528 is used in the simulation of Kuijk circuit. 
Vref = Vo + VNL (
ஒୖ୵
ୖୱ
).                                                                                    (14) 
Where Rw and Rs values are 45K and 14.29K. 
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Figure 10. Modified Kuijk circuit 
The modified circuit is built with nfet33 as inputs and the current mirror is formed my 
pfet33 transistors. In this design total, 15 transistors are used and sized according to stay in 
saturation and act as a buffer and summing circuit. And the voltage biasing for the circuit is done 
by the widlar circuit. Where the current mirror transistors have a good range of selection for the 
W/L ratio. While the W/L ratio range is limited for the nfet33 transistors because of its low gate 
voltages.  
For the VBE input circuit, current mirror transistors, the W/L range can start from 16 till 
0.33 where the transistors could stay in saturation but for the input transistors the W/L ratio 
range is 2 to 0.25. There is a tradeoff between overdrive voltages of input transistors and the 
drain voltage of tail transistors. Sizing is be done by balancing both and keeping all the 
transistors in saturation. 
19 
 
 
Figure 11. New circuit 
In the above circuit, the Vtail and Vtest are generated by the widlar circuit which is swept 
across the temperature. Vo and Vref are plotted on the below graph, Vref is nearly constant at 
1.115V. The temperature coefficient is around 3.5 ppm/℃, the difference between the base 
emitter voltages as 194.4nV. 
20 
 
  
Figure 12. Output of modified Kuijk circuit 
 
Figure 13. VBE2 and VBE3 
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Few graphs of the voltages of transistors are plotted against temperature which is used to 
confirm the transistors are in saturation. And using the graphs observation was made that above 
the industrial temperature range of -40˚C to 80˚C, few transistors are no longer in saturation. The 
table shows the values of the voltages of the transistors that are changed over the range of 
temperature from -40˚C to 80˚C.  
 
(14.1) Vth is 456.3 
For the VBE input circuit, the change in W/L ratio of the M5 to M8 will alter the threshold 
voltage and overdrive voltage of the transistors (M5 - M8). The W/L ratio of the M1, M2 
transistors changes its overdrive voltage and source voltage. The W/L ratio of M3, M4 can alter 
the overdrive voltages of M1 to M8. Considering all the parameters the sizes are calculated. 
 
VDS 
VGS 
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(14.2) 
 
(14.3) 
Figure 14. Voltage variations 
The modified circuit, uses a simple single stage amplifiers to replace three operational amplifiers 
and decrease two resistors which occupies lot of area. This circuit consumes 50% less power. 
This circuit can be used in low accuracy, low power and integrated applications. 
VD 
VS 
VD 
VG 
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Figure 15. Output Results 
Table 1. Voltage values over the temperature range 
 
Vd Vs Vg Vds Vgs Vth Vod 
M1 1.32–1.42 205–85m 825-670m 1.11-1.34 620-585m 492.5m 127.5-92.5m 
M3 225-105m  0 550-543m 225-105m 550-543m 456.1m 193.9-86.9m 
M5 1.96-1.99 2.5 1.96-1.99 540-510m 540-510m 424.6m 115.4-85.4m 
M7 1.32-1.42 1.98-2.02 1.32-1.42 660-396m 660-396m 559.7m 101-164m 
M9 1.73-1.69      2.5 770-810m 1.73-1.69 770-810m 442.9m 327.1-367.1m 
M11 780-700m 1.73-1.69 778-990m 780-700m 778-990m 634.9m 143.1-355.1m 
M13 780-700m 459-431m 321-269m 1.13-1.09 678-667m 539.2m 138.9-128m 
M15 459-431m   0 459-431m 665-755m 665-755m 456.7m 208-289m 
old 
new 
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5.3 Widlar circuit
 
Figure 16. Widlar circuit 
 
Figure 17. Biasing voltages 
Vtail 
Vtest 
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CHAPTER 6.    Conclusion 
This creative component proposed a method to extract VGO from the temperature 
characteristic of base-emitter voltage (VBE) in a bipolar transistor. Small error sources which can 
affect the voltage reference performance are analyzed and their effects on the temperature 
coefficient can be minimized after trimming. This analysis and modified method used to 
decrease the number of operational amplifiers and resistors which makes the circuit less 
complex, reduces area and power requirements. The performance of the circuit was verified 
experimentally. The presented method is implemented in the Global Foundries 130nm process. 
Simulation results show that the design can achieve sub-ppm level temperature coefficient over 
an industrial temperature range from -40 ℃ to 80 ℃. 
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